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A schematic cross section of ttre device used in this study is shown in Fig.2 . The double implanted MOSFETs, which have p-/n-regions for the punchthrough stopper, were adopted to realize a low surface impurity concentration. Electron-beam lithography and highly selective RIE were utilized to define fine gate electrodes, and surface-channel type n-and p-MOSFETs were fabricated to remove the carrier freeze-out effects. Self-aligned titanium silicide process was employed to reduce the parasitic resistances of gate electrodes as well as source/drain regions.
A twin-well was formed on the n-rype (100) substrate with 1-20.cm. The n-and p-well concentration were 3x1016cm-3 and 5x10l6cm-3, respectively. After LOCOS-type isolation, gate electrodes were defined without any channel ion implantation. The gate oxide thickness was 6nm. After the formation of n+ and p+ regions, p-and n-regions were formed by the rotated 30o tilt angle ion implantation al 130^KeV energy. The implanqation dose was 2x1012cm-2 fot BF2 and 4x10"cm-' for phosphorous. These conditions were chosen so that the peak position of the doping profile was adjusted nea^r the sourcg/draiq junctions with the peak concentration of 2x101/cm-r in eqch region. After rapid thermal annealing ar 1000oC for 20sec, self-aligned silicide process using TiSi2 was employed. The final TiSi2 rhickness was 50nm. The peak field-effegt mobilities at 80K were as high as 15fu and 300cm2ff-sec for n-and p-MOSFEfs, improved by a factor of 3.0 and 2.7 compared with those at 300K, respectively. The transconductances in the safuration region were 600 and 310mS/mm for 0.2pm n-and p-MOSFETs, respectively, as shown in Fig.3 . It is noted that the transconductance increases monotonically with decreasing gate length for both nand p-MOSFETs, and that the saturation of the transconductance is not observed until 0.2pm gate length.
We believe that the further miniaturization of MOSFETs down to 0.1lrm gate length leads to higher performance of Cryo CMOS. In order to study the speed performance of CMOS devices in the cryogenic operation, CMOS ring oscillators were fabricated and gate delay time was measured. Fig.4 Fig.e *.,n.ur"r:;'"#;:*il'u1.," ""or. 
